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20–25 Gbit/s low-power inductor-less
single-chip optical receiver and transmitter
frontend in 28 nm digital CMOS
la’ szlo’ szila’ gyi, guido belfiore, ronny henker and frank ellinger
The design of an analog frontend including a receiver amplifier (RX) and laser diode driver (LDD) for optical communication
system is described. The RX consists of a transimpedance amplifier, a limiting amplifier, and an output buffer (BUF). An offset
compensation and common-mode control circuit is designed using switched-capacitor technique to save chip area, provides
continuous reduction of the offset in the RX. Active-peaking methods are used to enhance the bandwidth and gain. The very
low gate-oxide breakdown voltage of transistors in deep sub-micron technologies is overcome in the LDD by implementing a
topology which has the amplifier placed in a floating well. It comprises a level shifter, a pre-amplifier, and the driver stage. The
single-chip frontend, fabricated in a 28 nm bulk-digital complementary metal–oxide–semiconductor (CMOS) process has a
total active area of 0.003 mm2, is among the smallest optical frontends. Without the BUF, which consumes 8 mW from a sep-
arate supply, the RX power consumption is 21 mW, while the LDD consumes 32 mW. Small-signal gain and bandwidth are
measured. A photo diode and laser diode are bonded to the chip on a test-printed circuit board. Electro-optical measurements
show an error-free detection with a bit error rate of 10212 at 20 Gbit/s of the RX at and a 25 Gbit/s transmission of the LDD.
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I . I N T R O D U C T I O N
Global video traffic over the Internet is forecast to reach 80%
of the global IP traffic by 2019 from 67% in 2014. The increas-
ing popularity of video-on-demand (VoD) in ultra-high defin-
ition necessitating about 18 Mbit/s bit rate, thus nine times
more than standard definition video streaming, forecast to
reach 21% of the global VoD traffic by 2019 results in an ever-
increasing load on data centers to fast delivery of services and
data [1]. Furthermore, according to [2], more than 75% of the
total data traffic are within the data center. This traffic is
enabled by high-performance servers interconnected by mul-
tiple switching networks [3]. The data rate (DR) of this
short-to-medium interconnect is in the range of 25 Gbit/s in
year 2014 [4].
Using electrical interconnects at these DRs necessitates
compensation of the high insertion losses as well as the reflec-
tions done at the cost of a high-power consumption and an
increased circuit complexity with a high-order decision-
feedback equalizer [5]. Fiber-optic interconnects offer a
power efficient alternative due to their lack of reflections,
weight, high channel bandwidth (BW), and low attenuation,
which makes them suitable to transmissions up to hundreds
of meters [4, 6].
A further trend is to integrate the complete unit into one
silicon substrate. The advancement of complementary
metal–oxide–semiconductor (CMOS) technologies makes it
possible to have the digital data-processing core in the same
system-on-chip (SoC) with the analog interface and supply
circuits, reducing the overall costs and performance degrad-
ation [7]. In case of high-speed analog frontends, the BW is
a key requirement. Its enhancement necessitates often induct-
ive peaking with inductors occupying a significant area [3–10].
As the cost of manufacturing deep sub-micron CMOS tech-
nologies is extremely high, the area is nowdays among the
most important considerations when evaluating an analog
circuit from the mass-production cost perspective. To opti-
mize the area, only active-peaking methods were employed
in the presented design. Another important challenge in the
design of electro-optical frontends in sub-micron CMOS is
the high DC bias and operation voltage of electro-optical com-
ponents. Modulators and vertical cavity surface-emitting laser
(VCSEL) diodes need to be operated at voltages, which are
multiples of the breakdown voltage of CMOS technologies.
Special architectures are used, such as in [11], to provide the
necessary DC bias to the VCSEL but not exceed the break-
down voltage of individual transistors.
The architecture of the electro-optical frontend consisting
of a receiver (RX) and a laser diode driver (LDD) is presented
in Section II. Section III discusses the design challenges,
dimensioning of the devices, and simulation result of each
block of the RX frontend. As active peaking was used exten-
sively to increase the BW and gain of the circuits, the
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mechanism of this method is analyzed. In Section IV, the
design and simulation result of the LDD is described. The
circuit was fabricated in a 28 nm super low-power (SLP)
digital CMOS process. Electrical measurements evaluate the
small-signal performance of both the RX and the LDD in
Section V. Electro-optical measurements are performed on
the chip on a printed circuit board (PCB), bonded to a
commercial photo diode (PD) and a VCSEL. Optical signal-
integrity measurements show an error-free operation with a
bit error rate (BER) of 10212 up to a DR of 20 Gbit/s of the
RX and 25 Gbit/s of the LDD. Finally, the results of both
the RX and the LDD are compared with existing designs in
the “Conclusion” section.
I I . A R C H I T E C T U R E O F T H E
E L E C T R O - O P T I C A L F R O N T E N D
The electro-optical frontend consists of two main parts, the
RX and LDD as depicted in Fig. 1. In addition, there are
bias, logic, and electrostatic discharge protection circuits. A
PD with 190 fF is bonded at the input of the RX with add-
itional 30 fF of pad capacitance. A transimpedance amplifier
(TIA) converts the current generated by the PD into a
voltage. In order to have a signal amplitude in the hundreds
of mV range, the signal is further amplified by the limiting
amplifier (LA) consisting of three cascaded differential
stages. Since the TIA is single-ended and the LA differential,
a dummy TIA provides the common-mode (CM) signal at
the other input of the LA. For measurement purposes, the
output of the LA should be matched to 50 V and a single-
ended voltage swing of at least 200 mV should be provided
on a 50 V load. For this reason, a buffer (BUF) is used, sup-
plied from a separate power supply, VDDB.
There are two challenges when considering the design of a
RX for optical communications. First, the DC current caused
by the average optical light, which can change depending on
the data pattern as well as the transmission medium. This
current, present at the input of the TIA, can cause the
DC-operating points of the TIA and LA to shift. This influ-
ence can go as far as entirely hinder the functionality of the
RX. The second consideration is the effect of process variation
and mismatch on the amplifier. Offset can cause the same
issues as the DC current. When this offset is amplified, the dif-
ferential output becomes unbalanced, thus clipping the signal.
The amount of unbalance can be so high that the outputs stick
to the upper and lower limits, thus no signal can be seen. To
overcome these two issues, the offset compensation (OC) and
common-mode control block was added to the RX. The input
of the TIA is adjusted if offset is measured at the oputput of
the RX.
The common-cathode (CC) LDD, as depicted in the lower
half of Fig. 1, consists of a level shifter, a pre-amplifier, and
the driver stage. In order to be able to provide the DC bias
voltage to the anode of the VCSEL, the LDD is supplied
from a high-voltage (HV) supply VDDH. The pre-amplifier
and the output stages have VDDH as positive supply;
however, the negative supply is not the global VSS but a float-
ing VSSH which is 1.2 V lower than VDDH. The signal is
transfered to the HV domain by the level shifter. This block
provides an isolation between the two voltage domains. At
the output, a current source is used to tune the DC current
through the VCSEL.
The presented electro-optical frontend is implemented in a
28 nm SLP digital CMOS process. As this is a technology opti-
mized for digital circuits, the performance of high-speed analog
circuits is lower than those realized in silicon on insulator (SOI)
CMOS [12] or BiCMOS [13] technologies. Furthermore, the
devices in SLP are intended for low-power digital design, thus
more challenging for analog high-speed design than, for
example, high-performance bulk CMOS processes that have
dedicated devices for analog circuits. It is however more con-
venient to implement high-density digital circuits such as pro-
cessors and digital signal processing blocks in bulk SLP CMOS.
The presented frontend can be then integrated on a single SoC
with the high-density digital blocks.
Fig. 1. Block diagram of the single-chip electro-optical frontend.
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I I I . D E S I G N O F T H E O P T I C A L
R E C E I V E R
A) Transimpedance amplifier
The schematic of the TIA is shown in Fig. 2. As the supply
voltage is low, so the voltage headroom for stacking devices
is modest, a shunt-feedback topology was preferred instead
of a common-gate TIA. The transimpedance gain is set by
RFB. This topology has the trade-off between the input imped-
ance, defining the BW which is inversely proportional – and
the gain that is proportional to RFB. Thus, a compromise
must be made when selecting the RFB, so that the BW of the
TIA is in accordance with the maximum BW of the following
blocks. With this regard, RFB is chosen to 240 V, and with a
total input capacitance of the PD and a pad of 220 fF, a BW
of 12 GHz can be reached in simulation.
Transistors M2 and M3 form a CMOS inverter-type ampli-
fier stage as in [3, 6, 8, 14, 15] when both transistors are in sat-
uration. The gain of this stage can be written as
Av,M2+M3 = −(gm,M2 + gm,M3 ) × (rDS,M2‖rDS,M3 ). (1)
It can be seen in equation (1) that in order to increase the
open-loop gain of the TIA, which would decrease its input
resistance as a result of increase of BW, the transconductances
gm,M2 and gm,M3 need to be as high as possible. By increasing
the area of M2 and M3, the gm would indeed increase; however,
the input capacitance would also be higher, thus reducing the
BW. Instead, a common-drain (CD) stage M1 is added to shift
the input voltage to a lower value, thus increase the VGS,M2 .
Another beneficial effect of adding M1 is the decreasing of
the capacitance at the input of the TIA by splitting the
Miller capacitances created by the gate–drain capacitances
of M2 and M3, so only half is seen at the input node.
Meanwhile, a pole and zero are created at high frequencies
at the source of M1. The open-loop gain of the TIA calculated
with equation (1) matches the simulated gain of 24.6. The
power consumption of the TIA is 4.5 mW.
B) Limiting amplifier
To have a signal swing of 400 mVpp, the output voltage at the
TIA needs to be further amplified. Since the signal format is
non-return to zero, only the low and high levels are important,
thus a LA is suitable. Given the low supply voltage and intrin-
sic gain of the devices, both gain and BW-enhancing techni-
ques must be implemented. Using them, the required gain
of around 20 dB can be reached with three cascaded stages.
The schematic of one LA stage is depicted in Fig. 3.
Transistors M4a and M4b together with R1a and R1b form a dif-
ferential amplification stage. The gain is enhanced by M5a and
M5b, while the BW is boosted using M6a, M6b, and Cpk1. The
most straightforward way to increase the gain would be to
use a higher resistor for R1a, b which would however result
in the decrease of BW and output CM affecting the next
stage. For this reason, the gain boosting technique from [16]
is used. The gain will change from 2 gm,M4a,bR1a,b by adding
the positive feedback stage with M5a and M5b to
Av,LA = −
gm,M4a,bR1a,b
1 − (gm,M5a,bR1a,b/2)
. (2)
The gain is enhanced by increasing the load resistances of the
differential stage. The highest gain can be reached when 2/gm,
M5a,b is close to R1a,b. However, gm, M5a,b should not reach the
maximum value since this would cause transistors M5a and
M5b to latch. Equation (2) yields a gain of 22.55, confirmed
by simulation. With the presented technique, the gain is
increased by 35%, from 21.6.
To boost the BW, the stage consisting of transistors M6a,
M6b, and capacitor Cpk1 is added. This block boosts the gain
in a similar way to M5a,b, but it becomes active only with cap-
acitor Cpk1. In other words, this stage introduces a zero to
vz =
gm,M6a,b
Cgs,M6a,b + 2Cpk1
. (3)
In the stage from Fig. 3, the zero will be at approximately
11 GHz. When the total capacitance at the output node CL
is larger than Cpk1, vz will create a peak in the transfer func-
tion, which will be lower than the dominant pole.
Nevertheless, it is important that the zero vz comes always
before the dominant pole in order to maintain the LA
stable. In order to ensure this
gm,M6a,b ,
Cgs,M6a,b + 2Cpk1
((R1a,b)/(1 − (gm,M5a,bR1a,b/2)))(Cpk1 − CL)
(4)
must be satisfied [16]. In the most conservative case, gm, M6a, b
must be according to equation (4) ,4 mS, thus IbBW1,2 is set to
0.3 mA.
Simulations on the LA consisting of three cascaded stages
from Fig. 2 were performed. The LA consumes 13.2 mW
power while having 25 dB gain and 16.4 GHz of BW.Fig. 2. Schematic diagram of the TIA.
Fig. 3. Schematic diagram of a LA stage.
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C) Output buffer
Since the electro-optical frontend is a stand-alone chip, it
needs an interface that is able to drive the 50 V transmission
lines and measurement equipment. The LA can not provide
enough current to reach a reasonable voltage swing on the
50 V for which reason an output BUF must be used. In
SoCs, the RX is connected to the clock–data recovery
block and a BUF is not required, so the energy needed by
the BUF is not included in the overall power balance. As
it can be seen in Fig. 4, a separate power supply is used
for the output BUF, VDDB. A broadband matching is
achieved to 50 V by the output stage consisting of common-
source (CS) stage M9a, b and CD stage M8a, b in push–pull
configuration [17]. The output resistance is approximately
equal to
Rout,RX =
1
gm,M8a,b
, (5)
resulting in an Rout, RX of 30 V. In order to decrease the cap-
acitive load on the output of the LA a pre-amplifier is added.
Two differential stages with different output CMs provide
the signal to the CS and CD stages. The gate voltage at
M8a,b is higher than that at M9a,b, so the CM of the VoutRX
is approximately VDDB/2.
The BUF consumes 13 mW power from the supply VDDB
in simulation. On a 50 V, the differential gain is 24 dB with
approximately 60 GHz BW. The reflection coefficient is less
than 220 dB up to the frequency of interest of 20 GHz.
D) Offset compensation and common-mode
control
As already mentioned in Section II, the PD creates a DC
current, which needs to be sunken. This current might drift
in time and depends on several factors such as the bit
pattern, transmission medium as well as temperature. When
no circuit is available to sink this current, the operating
point of the TIA will change, resulting in an offset voltage at
the output. Furthermore, process variation and mismatch
cause offset of the CM, especially in the LA. When amplified,
the offset can drive the output out of saturation and even clip
it, thus interfering with the functionality of the RX. The OC
block from Fig. 5 solves this problem. As in [4], [6], or [10]
a feedback loop is used to measure the offset of the CM at
the output and adjust the input in order to minimize the
error. All these feedback mechanisms use an RC filter.
However, as it is shown in [18], a switched-capacitor (SC)
filter needs a much smaller area.
The OC loop works as follows: the output, differential CM
is measured by R4a and R4b as voutCM ¼ (voutRX+ + voutRX2)/2.
The high-frequency phase shift is filtered by Rz and Cz [19].
voutCM is then compared with the CM of voutRX2 obtained
by low-pass filtering (LPF) the output signal. The error is
minimized by pushing or pulling current from/to the input
of the TIA with transistors M10 and M11.
A LPF in the SC technique is used to extract the CM of
voutRX2 as in [18]. The residual offset can be approximated
by Vos,res ¼ Vos/(1 + Av,RX + Av,OPA), which means that Av,
OPA should be maximized. However, the lower cut-off fre-
quency of the RX fl,RX ¼ Av,OPA × fLPF, thus a compromise
between Vos,res and fl, RX needs to be made. For a pseudo-
random bit sequence (PRBS) of 231 2 1, fl,RX should be
lower than 200 kHz. The f23 dB of the SC filter from Fig. 5
can be expressed as
fl,LPF = fclk
Cs1
Cs2
. (6)
This SC filter needs an anti-aliasing filter (AAF) with fAAF
, fclk/2, where fclk is the clock frequency. It can be seen that
the larger the fclk the smaller the area occupied by the AAF.
Nevertheless, according to equation (6), a high fclk implies
also a large area occupied by the SC filter capacitor Cs2. As a
good compromise, fclk was set to be at least 5 MHz and can
be slightly increased if the signal pattern allows it. The result-
ing fAAF should be at least 2.5 MHz, although 1.2 MHz was
rather implemented for a lower clock feedthrough. Given
the fact that 35 fF is the smallest capacitor available in the
technology, the ratio Cs1/Cs2 was set to 125.
Simulations with the complete RX show the lower cut-off
frequency is 40.5 kHz for a 5 MHz clock and 76 kHz for
10 MHz fclk. A very small ripple can be seen on the output
due to the clock feedthrough in the OC filter. The lower fclk
the higher the ripple, still, it is always in the mV domain.
Fig. 5. Schematic diagram of the OC block.Fig. 4. Schematic of the output BUF.
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I V . D E S I G N O F T H E L A S E R D I O D E
D R I V E R
Commercial VCSEL diodes need typically 1.8–2.5 V DC bias
voltage and are often developed by vendors in CC configur-
ation [11, 20, 21]. When a 3.3 V supply voltage as in [20] or
[21] is not possible, different techniques have to be applied
to supply the signal at the anode of the VCSEL, meanwhile
having it biased at a sufficient DC voltage. Transistors can
be stacked to reach multiples of breakdown voltages. This is
a technique common for drivers in CMOS such as [22],
[23], or [24]. However, this technique is sensitive to start-up
sequences and might breakdown on transient peaks. The
LDD placed in a triple-well topology is implemented and
further developed [11, 25].
It has to be mentioned that CC VCSEL drivers will inher-
ently consume more power than common-anode (CA)
drivers. This comes from the need of CA drivers to be supplied
at much higher voltages, above the DC threshold of the
VCSELs, which have their cathode connected to ground and
driven on the anode terminal. On the other hand, CA
drivers do not need a high-supply voltage as they drive the
VCSEL at the cathode while the anode is the only terminal
of the circuit, which requires a HV supply.
A) Level shifter
Since the pre-amplifier and output stages are in a floating well,
the current-mode logic (CML) signal coming from a GND
and VDD referenced generator needs to be transfered to the
HV domain. This operation is done by the level shifter
depicted in Fig. 6(a). The differential pair M12a and M12b
transforms the input signal vinLDD in a current, which is trans-
formed back into a voltage by resistors R5a and R5b. As it can
be seen in Fig. 6(b), the output signal voutLVL is a CML signal
between VDDH and VSSH. HV transistors with thick oxide
MH1a,b have a breakdown voltage of approximately 2.5 V
and their role is to protect the drain potential of M12a,b
from exceeding 1.2 V. IbLVL and R5a,b are dimensioned in
such way that the voutLVL CM never goes under the potential
of VSSH, thus the circuits in the well are protected from
overvoltage.
A similar peaking method as in the LA, a positive feedback
at the frequency set by Cpk2, is used to extend the BW of the
level shifter. Simulations show 33.5 GHz of BW while con-
suming 6.2 mW of power from the 2.7 V VDDH supply.
B) Pre-amplifier and output stage
Transistors in the circuits from Fig. 7 are low-voltage, thin
oxide devices, but since they are placed in a floating well,
VDDH can be as high as 2.7–2.9 V, thus having an output
DC voltage of more than 2 V. The local ground, which is
the potential of the well, is VSSH ¼ VDDH 2 1.2 V, thus at
1.5 V. The pre-amplifier in Fig. 7(a) further amplifies the
signal, driving it above a certain level in limitation. Peaking
is realized by positive feedback with transistor M15a,b at the
frequency given by Cpk3.
A totem-pole structure is used for the output stage as it can
be seen in Fig. 7(b), in order to achieve an increased efficiency
as in [11, 17, 25]. Since many of the commercial VCSELs have
50 V impedance, the driver stage should have an output
impedance of 50 V for an efficient power transfer. As Zout,
LDD ≈ 1/gm, M18, the size of M18 is three times of M19.
Furthermore, the DC bias of the gate is set much higher
than that of M19, to obtain a higher gm,M19. In order to com-
pensate for the smaller gain on the high side of the totem pole,
so the CD stage M18, a gain boosting is realized with the
positive-feedback cell of M17a,b as already explained in
Section III.
Small-signal simulations, considering a VCSEL diode with
300 fF capacitance and 50 V resistance, show that the LDD
has a BW of 17 GHz and a gain of 6 dB, while 16 mW of
power is consumed from the 2.7 V VDDH. Transient simula-
tions show that the LDD modulates 6 mApp current through
the 50 V VCSEL diode. The bottle neck of the LDD is the
output stage where on one hand large transistors are needed
in order to provide enough current swing through the
VCSEL, while on the other hand they have a large capacitance
which slows down the driver.
V . M E A S U R E M E N T R E S U L T S
The fabricated die can be seen in Fig. 8(a). It has 0.64 × 0.9 mm2,
size defined by the DC and signal pads. The active area of the
RX is 52 × 36 mm2, while the LDD occupies 36 × 27 mm2
totalizing 0.00284 mm2 active area.
Fig. 6. (a) Schematic diagram of the level shifter. (b) Functionality of the level shifter.
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Small-signal electrical measurements were realized with the
chip placed on the wafer prober and by contacting both DC
and signal pads with probes. For the electro-optical measure-
ments, the die was bonded together with the optical compo-
nents on a PCB. The circuits are supplied with 1.2 V for
VDD and VDDB, while VDDH is 2.7 V and VSSH is 1.5 V.
The power consumption of the complete electro-optical fron-
tend is 20 mW from VDD, 8 mW from VDDB, and 32 mW
without- and 45 mW with the VCSEL diode from VDDH. A
20 MHz external clock with CMOS levels is supplied for the
SC circuit via one of the pads.
A) Small-signal measurements
For the small-signal characterization, a 67 GHz vector
network analyzer was used with 40 GHz differential GSGSG
probes. Calibration and measurements were done using the
SOLT algorithm. The Z-parameters were extracted from the
measured S-parameters.
As it can be seen in Fig. 9(a), the differential transimpedance
gain of the RX is 69 dz V over a BW of 6.2 GHz. The input
impedance is around 100 V. A good agreement can be seen
between the simulated and measured gain. However, the mea-
sured input impedance deteriorates from the simulated values
since the open-loop gain of the TIA heavily depends on
process variation. A higher input impedance results in the
drop of BW. Further, parasitic capacitances, not included in
the simulations, contribute to the decrease in BW.
Figure 9(b) shows the transfer characteristic of the LDD.
A gain of 6 dB is achieved and due to a large amount of
peaking, the BW is as high as 13 GHz. The high capacitance
of the VCSEL is not included in these measurement and simu-
lation results. The output impedance is maintained under
50 V, averaging 35 V, so an enhanced power transfer from
the LDD to the VCSEL is possible.
Further measurements show that the OC network fulfills its
purpose as the maximum output offset voltage was around
20 mV. DC voltage measurements show that the LDD has a
voltage drop between VDDH and the output of around
0.45 V, thus for a VCSEL with a minimum bias of 1.8 V, a
minimum VDDH of around 2.3 V would already suffice,
proving the viability of the presented LDD topology.
B) Electro-optical measurements
The electro-optical frontend chip was bonded to a PCB as it
can be seen in Fig. 8(a). To the input of the RX, a 25 Gbit/s
PD for 850 nm light was bonded with a responsivity of
0.6 A/W and a capacitance of 140 fF. One of the DC pads
can provide the anode DC voltage of 3 V. On the LDD side,
a 25 Gbit/s VCSEL diode for 850 nm wavelength and 0.6 W/
A slope efficiency is bonded to the chip. The bias current
Fig. 7. Schematic diagram of (a) the pre-amplifier and (b) the LDD output stage.
Fig. 8. (a) Chip micrograph and (b) the electro-optical measurement setup.
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provided by the driver is higher than the minimum of 0.5 mA
and a DC voltage higher than 1.8 V required by the VCSEL.
Figure 8(b) shows the electro-optical measurement setup.
To measure the RX, a VCSEL module, biased at 10 mA, was
modulated by a 27 2 1 PRBS with an amplitude of approxi-
mately 12 mApp. Then 1 m of optical multimode fiber
(MMF) was connected to the optical attenuator, which was
then connected through additional 1 m of MMF to the
optical probe that provided the signal to the PD. To
measure the LDD, the optical probe collects the light
emitted by the VCSEL and provides it to the PD module
through the same 1 m MMF optical attenuator. The electrical
signal of the PD module is fed to the bit error-rate tester and
sampling oscilloscope.
As the eye diagram in Fig. 10(b) shows, the RX works error
free with a BER of 10212 up to a DR of 20 Gbit/s. This
is demonstrated also by the bathtub tests from Fig. 11(a).
The single-ended output swing of the RX is approximately
175 mVpp, which is enough to drive the next block in the
optical RX chain. A higher DR of 25 Gbit/s can be reached
by the LDD as the eye diagram in Fig. 10(d) shows and the
bathtub tests in Fig. 11(a) confirm. For this measurement,
the LDD was supplied with a PRBS 231 2 1 signal with 1.3 Vpp
differential amplitude.
Fig. 9. Small-signal measurements of the (a) RX and (b) LDD.
Fig. 10. Electro-optical measurements (a, b) of the RX and (c, d) of the LDD.
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Optical sensitivity measurements of the RX are shown in
Fig. 11(b). At 20 Gbit/s, the maximum sensitivity with an
error-free detection with a BER of 10212 is 22.5 dBm. The
optical modulation amplitude is estimated by measuring the
average current through the PD at the DC bias pad and
knowing the responsivity of the PD and modulation para-
meters of the VCSEL module as in [26]. At this input
optical power, the transmission was error free.
Electro-optical eye diagrams of the LDD can be seen in Figs
10(c) and 10(d). The eye diagram in Fig. 10(d) and the bathtub
tests in Fig. 11(a) show that the LDD is capable of driving the
VCSEL up to a DR of 25 Gbit/s. Further electrical measure-
ment shows that the driver provides a 250 mVpp voltage
swing on the 50 V load resulting a 5 mApp current swing
through the VCSEL.
V I . C O N C L U S I O N
An inductor-less electro-optical frontend consisting of a RX
and VCSEL driver was designed in a 28 nm SLP digital
CMOS process. The frontend consists of a RX with TIA,
LA, output BUF, and an OC circuit in the SC technique as
well as CC VCSEL diode driver, which is able to provide the
high DC bias voltage. The driver has a level shifter in addition
to a pre-amplifier and output stage in a floating well.
Active-peaking methods are used in both of the circuits that
enhance the BW and gain, thus using much less area than
inductive peaking.
Small-signal S-parameter measurements show that the RX
has a differential transimpedance gain of 69 dB V over a BW
of 6.2 GHz while consuming 20 mW. An additional output
BUF drives the 50 V instruments consuming additional
8 mW power. The LDD needs 32 mW while achieves
13 GHz BW. Commercial PD and VCSEL are bonded on a
PCB to the chip. This way electro-optical measurements are
performed that show the RX can work error free with a BER
of 10212 up to 20 Gbit/s with an input optical sensitivity
of 22.6 dBm. The LDD can work on the other hand error
free up to a DR of 25 Gbit/s.
As it can be seen in Table 1, the RX is among the designs
with the smallest active area and one of the most
energy-efficient optical RXs. Although the BW and DR are
not comparable with what can be achieved in SiGe technologies
such as the designs in [28, 30], CMOS has the advantage of
highly dense digital circuits, thus this RX can be fully integrated
together with the digital core. The RX in [26] is designed in the
same technology node, occupies the same area as the proposed
Fig. 11. Signal-integrity measurements of the electro-optical frontend. (a) Measured optical bathtub tests of the electro-optical frontend. (b) Optical sensitivity
measurement of the RX.
Table 1. Comparison of the RX with state of the art
Ref. Year Tech. (nm) DR (Gbit/s) Power (mW) Energy/bit (pJ/bit) Area (mm2)
[27] 2015 250 SiGe 40 (O) 275 6.88 .1
[28] 2016 130 SiGe 88 (E) 29.9 0.34 0.015
[29] 2015 130 SiGe 40 (O) 158 3.95 0.99
[30] 2015 130 SiGe 71 (O) 860 12 n/a
[6] 2015 65 CMOS 30 (O) 41 1.37 0.26
[9] 2015 65 CMOS 25 (O) 49 1.96 0.26
[8] 2014 65 CMOS 25 (O) 93 3.72 0.06
[4] 2014 65 CMOS 28 (O) 91 3.25 0.32
[31] 2013 32 SOI CMOS 35 (O) 42 1.2 0.01
[12] 2015 32 SOI CMOS 25 (O) 84 3.36 n/a
[3] 2016 28 CMOS 25 (O) 58 2.32 0.25
[10] 2014 28 CMOS 28 (E) 28.8 1 0.246
10 (O) 2.9
[26] 2014 28 CMOS 25 (O) 4.5 0.18 0.0018
This work 28 CMOS 20 (O) 21 1 0.0018
(O) Optical and (E) electrical measurement.
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one, but consumes less power, and it can achieve a slightly
higher DR. However, a sampled system is used in the men-
tioned implementation, which requires four phases of precise
clock. The generation of the sampling signal will occupy signifi-
cant area and consume additional power resulting in compar-
able numbers with this design.
Table 2 compares the LDD from the electro-optical fron-
tend to other recent designs. The proposed driver has the
smallest area and one of the best figures of merit (FOM).
The high FOM of [31] can be attributed to the fact that it is
a CA driver and thus necessitates a much lower supply
voltage as the anode of the VCSEL can be separately con-
nected to a high DC supply and driven on the cathode. It is
worth mentioning that the optical measurements, in contrast
with only electrical, consider also the significant power con-
sumed by the VCSEL diode. The power consumption of the
proposed driver alone is 32 mW to which 13 mW drawn by
the VCSEL adds.
With 0.003 mm2 of total active area, the electro-optical
frontend is among the smallest and with a total link energy
efficiency of 2.8 pJ/bit among the most energy-efficient fully
integrated electro-optical frontends to date.
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Rüschlikon, Switzerland. He has been coordinator of the
projects RESOLUTION, MIMAX, DIMENSION, ADDAPT,
and FLEXIBILITY funded by the European Union. He coordi-
nates the cluster project FAST with more than 80 partners
(most of them from industry) and the Priority Program FFlex-
Com of the German Research Foundation (DFG). Frank Ellin-
ger has been a member of the management board of the
German Excellence Cluster Cool Silicon. He has authored or
co-authored over 350 refereed scientific papers, and authored
the lecture book, Radio Frequency Integrated Circuits and
Technologies (Springer, 2008). Professor Ellinger was an elected
IEEE Microwave Theory and Techniques Society (MTT-S) Dis-
tinguished Microwave Lecturer (2009–2011). He has received
several awards, including the IEEE Outstanding Young Engin-
eer Award, the Vodafone Innovation Award, the Alcatel-Lucent
Science Award, the ETH Medal, the Denzler Award, the Roh-
de&Schwarz/Agilent/GerotronEEEf-COM Innovation Award
(twice), and the ETHZ Young Ph.D. Award.
20–25 gbit/s low-power inductor-less single-chip optical receiver and transmitter frontend 1677
https://doi.org/10.1017/S1759078717000472
Downloaded from https://www.cambridge.org/core. SLUB Dresden, on 15 Apr 2020 at 13:10:36, subject to the Cambridge Core terms of use, available at https://www.cambridge.org/core/terms.
